DALLAS SEMICONDUCTOR

DS33Z44DK Ethernet Transport Design Kit

www.maxim-ic.com

GENERAL DESCRIPTION

The DS33Z44 design kit is an easy-to-use evaluation board for the DS33Z44 Ethernet transport-over-serial link device. The DS33Z11DK is intended to be used with a resource card for the serial link. The serial link resource cards are complete with transceivers, transformers, and network connections. Dallas' ChipView software is provided with the design kit, giving point-and-click access to configuration and status registers from a Windows®-based PC. On-board LEDs indicate receive loss-of-signal, queue overflow, Ethernet link, Tx/Rx, and interrupt status.

Windows is a registered trademark of Microsoft Corp.

ORDERING INFORMATION

| PART | DESCRIPTION | |
|-----------|--|--|
| DS33Z44DK | DS33Z44 demo card, T3/E3, T1/E1 transceiver resource card included | |



FEATURES

- Demonstrates Key Functions of DS33Z44 Ethernet Transport Chipset
- Includes Two Resource Cards: One with DS21458 T1/E1 SCT and one with DS3174 T3/E3 SCT, Transformers, BNC and RJ48 Network Connectors, and Termination
- Provides Support for Hardware and Software Modes
- On-Board MMC2107 Processor and ChipView Software Provide Point-and-Click Access to the DS33Z44 Register Set
- All DS33Z44 Interface Pins are Easily Accessible for External Data Source/Sink
- LEDs for Loss-of-Signal, Queue Overflow, Ethernet Link, Tx/Rx, and Interrupt Status
- Easy-to-Read Silk Screen Labels Identify the Signals Associated with All Connectors, Jumpers, and LEDs

DESIGN KIT CONTENTS

- DS33Z44DK Main Board
- Quad-Port Serial Card with DS21458 T1/E1 SCT
- Quad-Port Serial Card with DS3174 T3/E3 SCT
- CD_ROM
 - ChipView Software and Manual
 - o DS33Z44DK Data Sheet
 - o Configuration Files






TABLE OF CONTENTS

| GENERAL DESCRIPTION | 1 |
|--|----|
| ORDERING INFORMATION | 1 |
| DESIGN KIT CONTENTS | 1 |
| COMPONENT LIST | 3 |
| PC BOARD ERRATA | 10 |
| FILE LOCATIONS | 10 |
| BASIC OPERATION | 11 |
| POWERING UP THE DESIGN KIT General BASIC DS33Z44 INITIALIZATION (USED FOR ALL QUICK SETUPS) Quick Setup #1 (Device Driver + CPLD Loopback) Quick Setup #2 (DS3174 T3E3) Quick Setup #3 (DS21458 T1E1) | |
| CONFIGURATION SWITCHES AND JUMPERS | 13 |
| ADDRESS MAP (ALL CARDS) | 15 |
| DS33Z44 INFORMATION | 15 |
| DS33Z44DK INFORMATION | 15 |
| TECHNICAL SUPPORT | 15 |
| SCHEMATICS | 16 |

LIST OF FIGURES

| Figure 1. System Floorplan | 8 |
|---|---|
| Figure 2. DS3174 Resource Card Floorplan | 8 |
| Figure 3. DS21458 Resource Card Floorplan | |

COMPONENT LIST

Table 1 shows the component list for the DS33Z44 and DS33Z11/DS33Z41 design kits and resource cards. This BOM contains the part listing for five boards. These boards are the DS33Z11DK, DS33Z44DK, DS21458RC, DS3174RC, and DS2155-DS21348-DS3170RC. Each reference designator is only used once. For example, U18 only appears on the DS33Z11DK and is not used on any of the other boards. See <u>Table 2</u>.

| DESIGNATION | QTY | DESCRIPTION | SUPPLIER | PART |
|---|-----|---|-------------------------|---------------|
| U18 | 1 | ELITE 10/100 ETHERNET TRANSPORT OVER SERIAL LINK 14X14 CSBGA 169 PIN | Dallas Semiconductor | DS33Z11 |
| U20 | 1 | 3.3V T1.E1.J1 QUAD TRANSCEIVER 0-70C 256P BGA | Dallas Semiconductor | DS21458 |
| U22 | 1 | QUAD 10/100 ETHERNET EXTENSION TO WAN 17X17 PBGA 256 PIN | Dallas Semiconductor | DS33Z44 |
| U23 | 1 | DS3/E3 SCT, 11X11 CSBGA, 100 PIN | Dallas Semiconductor | DS3170 |
| U24 | 1 | T1/E1/J1 XCVR 100P QFP 0-70C | Dallas Semiconductor | DS2156L |
| U25 | 1 | 3.3V LIU | Dallas Semiconductor | DS21348 |
| UB08 | 1 | QUAD TRIPLE DUAL SINGLE ATM PACKET PHYS FOR DS3 E3 STS1 0-70C 400P BGA | Dallas Semiconductor | DS3184 |
| U01, U09 | 2 | SOIC 8PIN STEP-UP DC-DC CONVERTER 0.5A LIMIT | Maxim | MAX1675EUA |
| U07, U11 | 2 | 8-Pin μMAX/SOIC 1.8V or Adj | Maxim | MAX1792EUA18 |
| U13, UB01 | 2 | MICROPROCESSOR VOLTAGE MONITOR, 2.93V RESET, 4PIN SOT143 | Maxim | MAX811SEUS-T |
| U21, UB07 | 2 | Dual RS-232 transceivers with 3.3V/5V internal capacitors | MAXIM | NA |
| U31, UB06, UB11 | 3 | 8-Pin μMAX/SOIC 2.5V or Adj | Maxim | MAX1792EUA25 |
| C11, C13, C16, C25, C27, C31– C35, C37, C41, C47, CB10, CB63, CB114, CB128, CB164, CB496 | 19 | 1206 CERAM 10uF 10V 20% | Panasonic | ECJ-3YB1A106M |
| CB390, CB391, CB395, CB396 | 4 | 1206 CERAM 0.1uF 25V 10% | Panasonic | ECJ-3VB1E104K |
| D01–D03, D05, DB03–DB05 | 7 | SCHOTTKY DIODE, 1 AMP 40 VOLT | International Rectifier | 10BQ040 |
| DS01, DS07, DS10–DS12, DS17, DS20 | 7 | LED, AMBER, SMD | Panasonic | LN1451C |
| DS02, DS03, DS09, DS14, DS15 | 5 | L_LED, GREEN, SMD | Panasonic | LN1351C |
| DS04–DS06, DS08, DS13, DS16, DS18, DS27, DS28, DS35, DS37, DS38, DS40 | 13 | LED, RED, SMD | Panasonic | LN1251C |
| DS19, DS43 | 2 | LED, GREEN, SMD | Panasonic | LN1351C |
| DS21–DS26, DS30, DS32– DS34, DS36, DS39, DS41, DS42, DS44–DS48 | 19 | L_LED, RED, SMD | Panasonic | LN1251C |
| GND_TP01-GND_TP07, GND_TP09GND_TP44, GND_TP46-GND_TP68, GND_TPB01-GND_TPB10 | 76 | STANDARD GROUND CLIP | KEYSTONE | 4954 |
| H1–H8, H17–H19 | 8 | KIT, 4-40 HARDWARE, .50 NYLON STANDOFF AND NYLON HEX-NUT | NA | Lab Stock |

| DESIGNATION | QTY | DESCRIPTION | SUPPLIER | PART |
|--|-----|---|--------------------|-------------------|
| H9–H16 | 16 | KIT, 4-40 HARDWARE, 1.12 NYLON STANDOFF AND NYLON HEX-NUT (1.12 STANDOFF PN = 4807K-ND) | NA | Lab Stock |
| J01–J05 | 5 | CONNECTOR, FASTJACK SINGLE, 8 PIN | Halo Electronics | HFJ11-2450E |
| J06, J41 | 2 | 100 MIL 2*7 POS JUMPER | NA | Lab Stock |
| J07–J12 | 6 | RECEPTACLE, SMD, 140 PIN, .8MM, 2 ROW VERTICAL | AMP | 5-179010-6 |
| J13–J22 | 10 | L_TERMINAL STRIP, 10 PIN, DUAL ROW, VERT DO NOT POPLUATE | NA | Lab Stock |
| J23, J29, J32, J38, J39, J43, J44, J47, JB07 | 9 | L_TERMINAL STRIP, SHROUDED, 10 PIN, DUAL ROW, VERT | 3M Electronics | 2510-6002UB |
| J24, J30, J31, J33 | 4 | 100 MIL 2 POS JUMPER | NA | Lab Stock |
| J25, J26, J45, J46 | 4 | TERMINAL STRIP, 10 PIN, DUAL ROW, VERT | NA | Lab Stock |
| J27, J42 | 2 | CONN 50 PIN, 2 ROW, POSTS VERT, MOTHERBOARD FOOTPRINT | SAMTEC | TSW-125-07-T-D |
| J28, J36 | 2 | L_CONN, DB9 RA, LONG CASE | AMP | 747459-1 |
| J48, J54, JB01 | 3 | SOCKET, BANANA PLUG, HORIZONTAL, BLACK | Mouser Electronics | 164-6218 |
| J49–J52 | 4 | CONNECTOR BNC 75 OHM VERTICAL 5PIN | Cambridge | CP-BNCPC-004 |
| J53, JB02, JB08 | 3 | SOCKET, BANANA PLUG, HORIZONTAL, RED | Mouser Electronics | 164-6219 |
| J55, JB11 | 2 | L_RJ48 8 PIN SINGLE PORT CONNECTOR | MOLEX | 15-43-8588 |
| J56–J59, J61, J63 | 6 | CONNECTOR BNC 75 OHM RA 5PIN | Trompetor | UCBJR220 |
| J60, J62, J64, J65 | 4 | CONNECTOR BNC RA 5PIN | Trompetor | UCBJR220 |
| JB05, JB06, JB09, JB10, JB13, JB14 | 6 | PLUG, SMD, 140 PIN, .8MM, 2 ROW VERTICAL | AMP | 179031-6 |
| JB12 | 1 | RA RJ45 8PIN 4PORT JACK | MOL | 43223-8140 |
| JP01–JP19 | 19 | 100 MIL 3 POS JUMPER | NA | NA |
| L01, L03–L08, LB01, LB02 | 9 | FERRITE 3A 100 OHM AT 100 MHZ 1206 SMD | Steward | HI1206N101R-00 |
| L02, L09 | 2 | INDUCTOR 22.0uH 2PIN SMT 20% | Coiltronics | UP1B-220 |
| L10 | 1 | XFMR 1-2CT XMIT, 1-1CT RCV, 40P WIDE SOIC | Pulse | T1068 |
| R01, R02, RB10, RB11, RB18, RB19, RB22, RB23, RB26, RB27 | 10 | RES 0603 54.9 Ohm 1/16W 1% | Panasonic | ERJ-3EKF54R9V |
| R03, R04, RB12, RB13, RB20, RB21, RB24, RB25, RB28, RB29 | 10 | RES 0603 49.9 Ohm 1/16W 1% | Panasonic | ERJ-3EKF49R9V |
| R05, R06, R08, R09, R11 | 5 | RES 0603 10.0K Ohm 1/16W 1% - Must be 1% tolerance | Panasonic | ERJ-3EKF1002V |
| R07, R12, R16, R79, R160, R244, R248, R250, R251, R254, R255, RB126, RB143, RB147, RB150, RB157 | 16 | RES 0603 1.0K Ohm 1/16W 5% | Panasonic | ERJ-3GEYJ102V |
| R10, R107 | 2 | RES 1206 5.6 Ohm 1/8W 5% | Panasonic | ERJ- 8GEYJ5R6V |
| R132, R137, R142, R144, R156, RB194, RB208, RB227 | 8 | L_RES 0603 0 Ohm 1/16W 1% | AVX | CJ10-000F |

| DESIGNATION | QTY | DESCRIPTION | SUPPLIER | PART |
|---|-----|-----------------------------|-----------|--------------------|
| R13–R15, R18–R20, R22, R23, R29, R30, RB01, RB03, RB07, RB09, RB15–RB17, RB30– RB32, RB34–RB38, RB41, RB44, RB47, RB48, RB50– RB52, B55, RB60, RB62, RB72, RB73, RB75, RB80, RB82 | 40 | RES 0603 5.1K Ohm 1/16W 5% | Panasonic | ERJ-3GEYJ512V |
| R17, R21, R25–R28, R31, R55, R57–R59, R71, R74–R76, R83, R96–R102, R105, R106, R109, R111, R112, R115–R117, R120, R122–R126, R128, R133, R134, R140, R141, RB61, RB96, RB97, RB99, RB100, RB102–RB110, RB112, RB114–RB119, RB121, RB123–RB125, RB127, RB128, RB130, RB131, RB133, RB135–RB138, RB145, RB148, RB149, RB160, RB161, RB164, RB165, RB167–RB171, RB173–RB181, RB184, RB187, RB311, RB320, RB335, RB339, RB359 | 104 | RES 0603 30 Ohm 1/16W | Panasonic | ERJ-3GEYJ300V |
| R171, R172, R174, R175, R190, R191, R240, R241 | 8 | L_RES 0805 0.0 Ohm 1/10W 5% | Panasonic | ERJ- 6GEY0R00V |
| R198–R200, R210–R213, RB306, RB325, RB326 | 10 | RES 0603 332 Ohm 1/16W 1% | Panasonic | ERJ-3EKF3320V |
| R201–R208, RB321–RB324, RB327–RB330 | 16 | RES 1206 0 Ohm 1/8W 5% | Panasonic | ERJ- 8GEYJ0R00V |
| R239, RB349 | 2 | RES 0805 51.1 Ohm 1/10W 1% | Panasonic | ERJ-6ENF51R1V |
| R24, R114, R197, RB14, RB33, RB40, RB42, RB43, RB49, RB53, RB54, RB57–RB59, RB71, RB77, RB78, RB152– RB156, RB221, RB234, RB251, RB284, RB304, RB331, RB332, RB342, RB344, RB350, RB354, RB360 | 34 | L_RES 0603 330 Ohm 1/16W 5% | Panasonic | ERJ-3GEYJ331V |
| R242, R243, RB144, RB166, RB355–RB358, RB368–RB371 | 12 | RES 0603 51 Ohm 1/16W 5% | Panasonic | ERJ-3GEYJ510V |
| R32, R70, R78, R161, R176, R194, R195, R237, R238, RB129, RB134, RB146, RB193 | 13 | RES 0603 330 Ohm 1/16W 5% | Panasonic | ERJ-3GEYJ331V |
| R33–R54, R60–R69, R72, R73, R131, R136, R143, R147, R150, R154, R158, R163, R166, R169, R173, R178– R189, R215–R228, RB89– RB95, RB101, RB188–RB191, RB196–RB199, RB202–RB205, RB210–RB213, RB216–RB219, RB232–RB226, RB230–RB233, RB239–RB242, RB244–RB249, RB252–RB260, RB265–RB268, RB270-RB282, RB289–RB297 | | RES 0402 30 Ohm 1/16W 5% | Panasonic | ERJ-2GEJ300X |
| R56, R90 | 2 | RES 0603 1.0M Ohm 1/16W 5% | Panasonic | ERJ-3GEYJ105V |
| R77, RB159 | 2 | L_RES 1206 0 Ohm 1/8W 5% | Panasonic | ERJ- 8GEYJ0R00V |
| R80, R81, R84, R87, R89, R91– R93, R95, R108, R110, R118, R127, R152, R153, R196, R209, R214, R229–R236, RB200, RB237, RB238, RB263, RB264, RB286, RB287, RB300, RB301, RB333, RB364 | 37 | RES 0603 10K Ohm 1/16W 5% | Panasonic | ERJ-3GEYJ103V |

| DESIGNATION | QTY | DESCRIPTION | SUPPLIER | PART |
|--|-----|--|---------------------------|------------------------|
| R85, R88, R94, R104, R113, RB02, RB04–RB06, RB08, RB39, RB45, RB46, RB56, RB63–RB70, RB76, RB83, RB98, RB183, RB185, RB192, RB209, RB228, RB302, RB303, RB305, RB338, RB340, RB341, RB346–RB348, RB351–RB353, RB361–RB363, RB365–RB367 | 48 | RES 0603 2.0K Ohm 1/16W 5% | Panasonic | ERJ-3GEYJ202V |
| R86, R103, R119, R121, R129, R130, R135, R138, R139, R145, R146, R149, R151, R157, R162, R164, R167, R168, R170, R177, R192, R193, R245-R247, R249, R252, R253, R256, R257, RB74, RB79, RB132, RB139-RB141, RB151, RB162, RB163, RB172, RB182, RB186, RB206, RB207, RB214, RB215, RB220, RB222, RB229, RB235, RB236, RB243, RB250, RB261, RB262, RB269, RB308–RB310, RB343, RB345 | 61 | L_RES 0603 10K Ohm 1/16W 5% | Panasonic | ERJ-3GEYJ103V |
| RB201, RB285 | 2 | RES 0805 330 Ohm 1/10W 5% | Panasonic | ERJ-6GEYJ331V |
| RB283 | 1 | RES 0603 10K Ohm 1/10W 5% - SEE SPECIAL INSTRUCTIONS | Panasonic | 603_ERJ- 3GEYJ103V |
| RB298, RB299, RB312–RB319, RB336, RB337 | 12 | RES 0805 61.9 Ohm 1/10W 1% | Panasonic | ERJ-6ENF61R9V |
| RB81, RB84–RB88, RB111, RB113, RB120, RB122 | 10 | RES 0603 DO NOT POPULATE | NA | NA |
| SW01–SW05, SW08–SW21, SW24–SW26, SW29–SW31, SW33–SW44 | 37 | L_SWITCH, SP3T SLIDE, 4PIN TH | Тусо | 3-1437575-3 |
| SW06, SW22 | 2 | L_SWITH 8POS 16PIN DIP LOW PROFILE | AMP | 435668-7 |
| SW07, SW23 | 2 | SWITCH MOM 4PIN SINGLE POLE | Panasonic | EVQPAE04M |
| SW27, SW28, SW32 | 3 | L_DIPSWITCH, 10 POS | AMP | 435668-9 |
| T01, T03 | 2 | XFMR 16P SMT | Pulse | TX1099 |
| T02, TB01 | 2 | XFMR, OCTAL T3/E3, 1 TO 2, SMT 32 PIN | Pulse | T3049 |
| TP01–TP78, TPB01, TPB02 | 80 | TESTPOINT, 1 PLATED HOLE, DO NOT STUFF | NA | NA |
| U02–U06 | 5 | IC, DsPHYTER11-SINGLE 10/100 ETHERNET TRANSCEIVER, 65 PIN LLP | National Semiconductor | DP83847ALQA5 6A |
| U08, U12, U29 | 3 | 1MBit Flash based config mem | Avnet | XCF01SV020C |
| U10 | 1 | XILINX SPARTAN xc200 2.5V FPGA,256 PIN BGA | Xilinx | XC2S200- 5FG256C |
| U14, U26, U30, UB05 | 4 | CYPRESS SRAM, LAB STOCK | NA | NA |
| U15, U19 | 2 | mmc2107 processor | Motorola | MMC2107 |
| U16, U27 | 2 | XILINX SPARTAN 2.5V FPGA,256 PIN BGA | Xilinx | XC2S50- 5FG256C |
| U17, U28, U32 | 3 | 10 pin res pack, 10K ohm | NA | NA |
| UB02, UB03, UB04 | 3 | 100 PIN CPLD | XILINX | XC95144XL- 10TQ100C |
| UB09, UB10 | 2 | SYNCHRONOUS DRAM, 1MEGX32X4 BANKS, TSOP 86 PIN | Micron | MT48LC4M32B2 TG-7 |

| DESIGNATION | QTY | DESCRIPTION | SUPPLIER | PART |
|--|-----|--|-----------|-----------------------|
| UX01–UX12, UXB02–UXB04, UXB06–UXB08 | 18 | HIGH SPEED BUFFER | Fairchild | NC7SZ86 |
| UXB01, UXB05 | 2 | HIGH SPEED INVERTER | Fairchild | NC7SZ86 |
| X01, X02 | 2 | XTAL LOW PROFILE 8.0MHZ | ECL | EC1-8.000M |
| Y01, Y09 | 2 | OSCILLATOR, CRYSTAL CLOCK, 3.3V - 25.000 MHZ, Low Jitter required for PHY | SaRonix | NTH089AA3- 25.000 |
| Y02, Y13 | 2 | SPI SERIAL EEPROM 16K 8 PIN DIP 2.7V NEEDS SOCKET | Atmel | AT25160A-10PI- 2.7 |
| Y03 | 1 | OSCILLATOR, CRYSTAL CLOCK, 3.3V - 2.048 MHZ | SaRonix | NTH039A3- 2.0480 |
| Y05, Y06 | 2 | OSCILLATOR, CRYSTAL CLOCK, 3.3V - 100.000 MHZ | SaRonix | NTH089A3- 100.0000 |
| Y07 | 1 | OSCILLATOR, CRYSTAL CLOCK, 3.3V - 44.736 MHZ | SaRonix | NTH089AA3- 44.736 |
| Y08 | 1 | OSCILLATOR, CRYSTAL CLOCK, 5.0V - 44.736 MHZ | SaRonix | NTH089AA- 44.736 |
| YB02 | 1 | L_OSCILLATOR, CRYSTAL CLOCK, 3.3V - 2.048 MHZ | SaRonix | NTH039A3- 2.0480 |

Figure 1. System Floorplan





Figure 2. DS3174 Resource Card Floorplan



The DS3174 quad T3/E3 PC board floorplan is shown in <u>Figure 2</u>. Jumpers JP16, JP17, JP18, and JP19 are 3-pin jumpers used to tri-state/enable T3/E3 ports. With the board oriented as shown in Figure 2, the top 2 pins of each jumper would be connected to enable T3/E3 traffic.

A 2-pin jumper, JP24, has been added to allow loopback. When installed, the board is in loopback at the CPLD; all traffic sent by the DS33Z44 is then sent back to the Z44. Traffic sent by the DS3174 is ignored in CPLD loopback mode.

The quad T3/E3 board is intended to be connected to the DS33Z11 or DS33Z44 motherboards. The quad T3/E3 board can be used with the quad T1/E1 board. When used in this manner, the quad T1/E1 board is stacked underneath the quad T3/E3 board. Jumpers on the T3/E3 board are then used to tri-state or enable individual ports on either board.

<u>Figure 3</u> shows the DS21458 quad T1/E1 PC board floorplan. The current configuration is to populate oscillators for MCLK1 with a 2.048MHz oscillator. Testpoints for port 3 and port 4 are provided on the WAN card, and testpoints for ports 1 and 2 are provided on the motherboard.

The quad T1/E1 board can be used with the quad T3/E3 board. When used in this manner, the quad T1/E1 board is stacked underneath the quad T3/E3 board. Jumpers on the T3/E3 board are then used to tri-state or enable individual ports on either board.




Figure 3. DS21458 Resource Card Floorplan

PC BOARD ERRATA

- Silk screen for the serial resource card has V_{CC} and ground indicators pointing the wrong direction for configuration switches SW27, SW28, and SW32. This should be corrected with an adhesive label.
- Signal descriptions for JTAG connector are incorrect on the Quad T1E1 card. This should be corrected with an adhesive label.
- In the PCB layout the transformer TX primary is on the wrong side (creating a 2:1 winding instead of a 1:2). This has been corrected in the schematic, the PCB / assembly has been modified to correct this.

FILE LOCATIONS

This design kit relies upon several supporting files, which are provided on the CD and are available as a zip file from the Maxim website at www.maxim-ic.com/DS33Z44DK.

All locations are given relative to the top directory of the CD/zip file.

- DS33Z44 register definition files and configuration files:
 - o .\cfg_demo_gui\DS33Z44_cfg_demo_gui\DS33Z44.def
 - .\DS33Z44_cfg_demo_gui\SU_LI_PORT4.def (def files for port 3, 2, 1 not shown)
 - .\DS33Z44_cfg_demo_gui\basic_config.mfg
- DS21458 register definition files and configuration files:
 - .\DS33Z44_cfg_demo_gui\Qt1e1_DS21458\DS21458RC.def
 - .\DS33Z44_cfg_demo_gui\Qt1e1_DS21458\DS21458RC_FPGA.def
 - .\DS33Z44_cfg_demo_gui\Qt1e1_DS21458\e1_gapclk_crc4_hdb3_nocas.ini
 - o .\DS33Z44_cfg_demo_gui\Qt1e1_DS21458\gapclk_DS21458_T1_ESF_LBO0.ini
- DS3174 register definition files and configuration files:
 - o .\DS33Z44_cfg_demo_gui\Qt3e3_DS3184\ds3184_evbrd_reduced.def
 - o 14 other low level def files
 - o .\DS33Z44_cfg_demo_gui\Qt3e3_DS3184\84_t3_sct_needscoaxlb.mfg

BASIC OPERATION

Powering Up the Design Kit

- Attach resource card to main board.
- Connect PCB 3.3V and GND banana plugs to power supply. At power-up the system should draw approximately 1A.
- Set switches for software mode as described in <u>Table 2</u> (short description follows).
 - Top left bank: All low, except for MODEC0, which is high.
 - Top right bank: A2, A1, A0 in mid position, SCANTRI low
 - Bottom Bank: All high (AFCS, FULLDS, H1OS)

General

 Upon power-up, the processor FPGA Status LEDs (DS19 green) will be lit. Interrupt LEDs (DS42 red) will not be lit. DS33Z44 Queue overflow LEDs (DS45, DS46, DS47, DS48 red) will not be lit. PHY LINK LED (DS02, DS03, DS14 green) should be lit if the Ethernet is connected.

Following are several basic system initializations.

Basic DS33Z44 Initialization (Used for All Quick Setups)

This section covers four basic methods for configuring the Z44. Any one of these initializations can be used with the following Quick Setup examples:

- 1. Upon power-up, the on-board device driver provides a basic configuration for the DS33Z44 and attached serial cards. This enables traffic to pass from the Ethernet port to the serial port. Consult the device driver documentation for further details. Device driver behavior is dependent upon jumper settings, which are detailed in Table 2.
- Register-Based Configuration. Launch ChipView.exe and select *Register View*. When prompted for a definition file, pick the file named **DS33Z44.def**. After the definition file loads, go to the File menu and select <u>File→Memory Config File→L</u>oad .MFG file. When prompted, select the file named **4Portsbasic_config.mfg**.
- 3. Hardware Mode. Set switches as described in the section for powering up the design kit, then change the following: HWMODE←3.3V, A0←3.3VV, A1←3.3V, A2←0V. This sets the part for LSB first, scrambling off, HDLC encapsulated. At this point traffic will pass from the Ethernet port to the serial port. In this mode broadcast frames are not passed (i.e., ping).
- 4. EEPROM mode is available with the DK, but is beyond the scope of this manual.

Quick Setup #1 (Device Driver + CPLD Loopback)

- On the serial resource card install jumper 24. Jumpers JP16–JP19 should be set high. This places the card in CPLD loopback and enables all four ports as described in
- <u>Table </u>3.
- Complete the hardware configuration and one of the basic DS33Z44 configurations as described in the previous section.
- Using a patch cable, connect the Ethernet connector to an ordinary PC, or network test equipment. This should cause the link LED to turn on.
- At this point any packets sent to the DS33Z44 are echoed back. Incoming packets (i.e., ping) should cause the RX LED to blink, after which the TX LED should also blink.
- To interact with the device driver select from the drop down menu:
 - Tools-Plugins-Load Plugins. When asked if DLLs have already registered select yes
 - Select Tools→Plugins→DS33Z44/11/41 Device Driver Demo
 - A new form called 'Zchip Configuration' pops up.
 - Preload basic configuration for the GUI by selecting File→Load Settings (in the 'Zchip Configuration' form). Select the file named 'basic_Config.eset'

Quick Setup #2 (DS3174 T3E3)

- On the DS3174 serial resource card install jumper J24. Jumpers JP16–JP19 should be set high. This places the card in DS3174 mode and enables all four ports as described in
- <u>Table </u>3.
- Complete the hardware configuration and one of the basic DS33Z44 configurations as previously described.
- Using a patch cable, connect the Ethernet connector to an ordinary PC, or network test equipment. This should cause the link LED to turn on.
- Launch ChipView.exe (or use existing session if it is already open) and select *Register View*. When prompted for a definition file, pick the file name ds3184_evbrd_reduced.def. After the definition file loads, go to the File menu and select <u>File→Memory Config File→L</u>oad .MFG file. When prompted, select the file named 84_t3_sct_needscoaxlb.mfg.
- Place a loopback connector at the DS3174 network side.
- At this point, any packets sent to the DS33Z44 are echoed back. Incoming packets (i.e., ping) should cause the RX LED to blink, after which the TX LED should also blink.

Quick Setup #3 (DS21458 T1E1)

- Complete the hardware configuration and one of the basic DS33Z44 configurations as previously described.
- Using a patch cable, connect the Ethernet connector to an ordinary PC, or network test equipment. This should cause the link LED to turn on.
- Launch ChipView.exe (or use existing session if it is already open) and select *Register View.* When prompted for a definition file, pick the file named **DS21458.def**. After the definition file loads, go to the File menu and select <u>File→Reg</u> Ini File→Load Ini File. When prompted, pick the file named e1_gapclk_crc4_hdb3_nocas.ini.
- Place a loopback connector at the DS21458 network side; RLOS LED should go out.
- At this point any packets sent to the DS33Z44 are echoed back. Incoming packets (i.e. ping) should cause the RX LED to blink, after which the TX LED should also blink.

CONFIGURATION SWITCHES AND JUMPERS

The DS33Z44DK has several configuration switches, banana plugs, oscillators, and jumpers. <u>Table 2</u> provides a description of these signals, given in order of appearance on the PC board (going from left to right, top to bottom).

Table 2. Main Board PC Board Configuration

| SILK SCREEN | FUNCTION | BASIC S | ETTING | DECODIDITION |
|--|--|---------------|--------------|---|
| REFERENCE | FUNCTION | SW MODE | HW MODE | DESCRIPTION |
| J25.9 + J25.10 | Reserved | Not Installed | _ | This jumper is not for use with the DS33Z44 design kit. Pin J25.10 has been removed to prevent accidental installation. |
| J25.7 + J25.8 | Enable device driver | User decision | _ | When installed the device driver will configure the DS33Z44 and the Transceiver during power-up. |
| J25.5 + J25.6 | Enable callbacks | User decision | — | When installed the driver will respond to interrupts. |
| GROUND (banana plug) | Power supply ground | _ | _ | System Ground. Always connected to power supply. |
| VDD 3.3V (banana plug) | Power supply VDD | — | _ | System VDD. Always connected to power supply. |
| OnCe | BDM | | _ | Debug connector for processor |
| DCEDTES (3pos switch) | DS33Z44 mode pin; DTE/DCE selection | Low | Low | Low for DTE |
| RMIIMII (3pos switch) | DS33Z44 mode pin | Low | Low | High for RMII, low for MII |
| CKPHA (3pos switch) | DS33Z44 mode pin | Low | Low | SPI EEPROM hardware mode configuration switch |
| MODEC0 (3pos switch) | DS33Z44 mode pin | High | Low | Software mode selected |
| MODEC1 (3pos switch) | DS33Z44 mode pin | Low | Low | Software mode selected |
| HWMODE (3pos switch) | DS33Z44 mode pin | Low | Low | Hardware/software mode (software mode selected) |
| SCANMO (3pos switch) | DS33Z44 mode pin | Low | Low | Set low for normal operation |
| SCANTRI (3pos switch) | DS33Z44 mode pin | Low | Low | Set low for normal operation |
| testpoints | DS33Z44 testpoints | — | _ | Processor bus, JTAG and LAN side testpoints for Zchip |
| Z-RESET (button) | DS33Z44 reset | _ | | System reset |
| A2, A1, A0 (3pos switches) | DS33Z44/SPI pins | Mid position | Mid position | Address pin/EEPROM config switch. Set to mid position to allow connection to processor. |
| SDRAM CLOCK | DS33Z44 SDRAM clock | Installed | Installed | 100MHz oscillator to drive SDRAM clock |
| MII CLOCK | PHY MII clock | Installed | Installed | 25MHz oscillator to drive SDRAM clock |
| spi_cs, spi_ck, spi_miso, spi_mosi | _ | | | SPI signals (for EEPROM memory) |
| testpoints | DS33Z44 testpoints | _ | | DS33Z44 serial port testpoints |
| AFCS (1 per port) | DS33Z44 mode pin | HW mode only | High | Set high to enable auto flow control. |

| SILK SCREEN | FUNCTION | BASIC SETTING | | DESCRIPTION | |
|-----------------------------|--------------------------|---------------|---------|---|--|
| REFERENCE | FUNCTION | SW MODE | HW MODE | DESCRIPTION | |
| FULLDS (1 per port) | DS33Z44 mode pin | HW mode only | High | Set high to enable full duplex. | |
| H10S (1 per port) | DS33Z44 mode pin | HW mode only | High | Set high to confg for 100Mb. | |
| GROUND/VDD (banana plug) | Power supply ground/3.3V | _ | _ | Redundant connection to system power. Use plugs at either top or bottom of board. | |
| VDD 3.3V (banana plug) | Power supply VDD | _ | _ | Redundant connection to system power. Use plugs at either top or bottom of board. | |

Table 3. DS3174 Serial Reference Card Jumper Settings

| JUMPER SETTINGS | MODE | COMMENT |
|--------------------|-------------------------------|---|
| JP16 | Port 4 tri-state (at CPLD) | When the middle pin of this 3 position jumper is set to VCC, the CPLD passes traffic from the DS3174 to the DS33Z44. When the pin is set low, the CPLD tri-states this port. |
| JP17 | Port 2 tri-state (at CPLD) | When the middle pin of this 3 position jumper is set to VCC, the CPLD passes traffic from the DS3174 to the DS33Z44. When the pin is set low, the CPLD tri-states this port. |
| JP18 | Port 3 tri-state (at CPLD) | When the middle pin of this 3 position jumper is set to VCC, the CPLD passes traffic from the DS3174 to the DS33Z44. When the pin is set low, the CPLD tri-states this port. |
| JP19 | Port 1 tri-state (at CPLD) | When the middle pin of this 3 position jumper is set to VCC, the CPLD passes traffic from the DS3174 to the DS33Z44. When the pin is set low, the CPLD tri-states this port. |
| J243 | CPLD loopback | CPLD loopback makes the following connections: Zrser \leftarrow Ztser, Ztden \leftarrow 3.3V, Zrden \leftarrow 3.3V, Ztclki \leftarrow OscY03, Zrclki \leftarrow OscY03 |

ADDRESS MAP (ALL CARDS)

Motorola resource card address space begins at 0x81000000. All offsets given below are relative to the beginning of the daughter card address space (shown previously).

| OFFSET | DEVICE | DESCRIPTION | | | |
|---------------------|---------|---|--|--|--|
| 0X0000 to 0X0087 | FPGA | Processor board identification | | | |
| 0X1000 to 0X1FFF | DS33Z44 | DS33Z44. Uses CS_X1. | | | |
| 0X2000 to 0X2FFF | DS21458 | T1E1 DS21458 resource card. Uses CS_X2. | | | |
| 0X4000 to 0X4010 | FPGA | FPGA on DS21458 resource card. Used to facilitate IBO mode. Default configuration of FPGA is compatible with non-IBO mode functionality. The FPGA settings do not require modification for use with the DS33Z44. | | | |
| 0X3000 to 0X3FFF | DS3174 | T3E3 resource card. Uses CS_X3. | | | |

Registers in the DS33Z44, DS21458, and DS3174 can be easily modified using the ChipView host-based user-interface software with the definition files previously mentioned.

DS33Z44 INFORMATION

For more information about the DS33Z44, consult the DS33Z44 data sheet available on our website at <u>www.maxim-ic.com/DS33Z44</u>.

DS33Z44DK INFORMATION

For more information about the DS33Z44DK, including software downloads, consult the DS33Z44DK data sheet available on the our website at <u>www.maxim-ic.com/DS33Z44DK</u>.

TECHNICAL SUPPORT


For additional technical support, please e-mail your questions to <u>telecom.support@dalsemi.com</u>.

SCHEMATICS

The DS33Z44DK schematics are featured in the following pages. As this is a hierarchal schematic some explanation is in order. The main board is composed of six hierarchal blocks: the processor block, the DS33Z44 block, and four Ethernet blocks inside the DS33Z44 block, which is a nested hierarchy block. Each serial card (DS21458 and DS3174) consists of a single hierarchy block, which connects to a 140-pin AV bus that snaps into the mainboard.


All signals inside a hierarchy block are local, with exception for V_{CC} and ground. In-port and out-port connectors are used to allow signals inside a hierarchy block to become accessible as pins on the hierarchy blocks symbol. From here, blocks are wired together as if they were ordinary components. The system diagram is shown again below, with schematic page numbers given for each functional block.

This system contained other hierarchy blocks that are not shown (primarily a single-port serial card and the DS33Z11 mainboard). Due to this, page numbers will not be continuous and some gaps in numbering will be seen when referring to the total page count. However, page numbers inside any given hierarchy block will be continuous.




16 of 59

Maxim/Dallas Semiconductor cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim/Dallas Semiconductor product. No circuit patent licenses are implied. Maxim/Dallas Semiconductor reserves the right to change the circuitry and specifications without notice at any time. Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © 2005 Maxim Integrated Products • Printed USA CR-20 : @_ZTOP_LIB\, _ZTOPDN_\(SCH_1): PAGE1_I8@_ZTOP_LIB\, _Z44TOP_DN\(SCH_1): PAGE1




CR-21 : @_ZTOP_LIB\, _ZTOPDN_\(SCH_1); PAGE1_I8@_ZTOP_LIB\, _Z44TOP_DN\(SCH_1); PAGE2




BLOCK NAME: _z44top_dn, PARENT BLOCK: _ztopdn_\

CR-22 : @_ZTOP_LIB\, _ZTOPDN_\(SCH_1); PAGE1_IB@_ZTOP_LIB\, _Z44TOP_DN\(SCH_1); PAGE1_I2@_ZTOP_LIB\, _Z44ANDLAN_DN\(SCH_1); PAGE1








.uuk NHML; _z44andlan_dn, PARENT


CR-24 : @_ZTOP_LIBN, _ZTOPDN_\(SCH_1); PAGE1_18@_ZTOP_LIBN, _Z44TOP_DN\(SCH_1); PAGE1_12@_ZTOP_LIBN, _Z44ANDLAN_DN\(SCH_1); PAGE3

| 8 | 7 | Б | 5 | 4 | 3 | 2 | 1 |
|---|--|--|--|---|--|------------------|--|
| ٦ | 2392 <u>SD_DO (</u> | <u>310></u> | * * * * * * * * | | | | ם |
| | ¢₽ ∳∃ | 2 Do(3) 0(3) 0(3) 0(3) 0(3) 1 Do(3) 1 Do(3) 0 Do(3) 1 Do(3 | vunz 15 vunz 81 vunz 81 vunz 75 vunz 75 vunz 65 49 vunz 49 vunz 43 vunz 33 vunz 33 | | Z11 SYSCLKO <u>Ko</u> 2288< Дуз_з | | - |
| с | 6 6 7 8 9 10 11 | B D0 4) 10 D0 5) 11 D0 6) 13 D0 7) 74 D0 6) 75 D0 6) 76 D0 10 77 D0 10 79 D0 11> 30 D0 12> | | CKE 57 CSx 20 SD_CS 22 WEx 17 SD_WE 22 CASx 18 SD_CAS 2 RASx 19 SD_RAS 2 DOM(8) 16 SD_DOM(2 DOM(2) 28 SD_DOM(2) CAS 20 SD_DOM(2) | 2006 (2208 (2208 (2208 (2208 (2208 (2208 (| | c |
| в | 13 1 14 1 15 1 15 1 15 1 15 1 15 1 15 1 15 1 16 1 19 1 | 32 Dox (13) 33 Dox (14) 35 Dox (15) MT48LC 31 Dox (16) SYNC 33 Dox (17) SYNC 34 Dox (18) MT48LC4M32E 35 Dox (18) MT48LC4M32E 36 Dox (19) MT48LC4M32E 37 Dox (28) 39 39 Dox (21) 42 20x (22) 42 Dox (23) | UBØ9 24M32B2_TSOP_U HRONOUS DF 12 - 1 meg x 32 x 4 ba | NKS A(1) 25 1 A(2) 27 2 A(3) 50 3 A(4) 51 4 A(5) 52 5 A(5) 53 5 | 2208< | | В |
| A | , <u>25</u> , 25 , 27 , 28 , 28 | 45 D0 24> 47 D0 25> 48 D0 25> 50 D0 25> 51 D0 28> 53 D0 29> 53 D0 29> 54 D0 20 55 D0 20 56 T T 57 D0 20 58 T T 59 T T 50 D0 T 57 T T 58 T T 59 T T 50 T T 50 T T 51 T T 53 T T 54 T T 55 T T 56 T T 57 T T 58 T T 59 T T 50 T T 50 T T 50 T T 57 T T 58 T T 59 T 50< | | | A<110> 2908 - | | A |
| | | | | | ENGINEER; | 3Z11/41/44DKØ1AØ | DATE: 09/16/2004 PAGE:3/8(BLOCK) 24/71(TOTAL) |
| 8 | 7 | Б BLOCK NAME: _z44andla | 5 n_dn, PARENT BLOCK; | 4 | З | 2 | 1 |

CR-25 : @_ZTOP_LIB\, _ZTOPDN_\(SCH_1); PAGE1_I8@_ZTOP_LIB\, _Z44TOP_DN\(SCH_1); PAGE1_I2@_ZTOP_LIB\, _Z44ANDLAN_DN\(SCH_1); PAGE4




CR-26 ; @_ZTOP_LIB\, _ZTOPDN_\(SCH_1); PAGE1_IB@_ZTOP_LIB\, _Z44TOP_DN\(SCH_1); PAGE1_I2@_ZTOP_LIB\, _Z44NDLAN_DN\(SCH_1); PAGE5






CR-27 ; @_ZTOP_LIB\, _ZTOPDN_\(SCH_1); PAGE1_IB@_ZTOP_LIB\, _Z44TOP_DN\(SCH_1); PAGE1_I2@_ZTOP_LIB\, _Z44NDLAN_DN\(SCH_1); PAGE5




BLOCK NAME: _z44andlan_dn. PARENT BLOCK: _z44top_dn\


CR-28 : @N_ZTOP_LIBN, N_ZTOPDN_N(SCH_1); PAGE1_IB@N_ZTOP_LIBN, N_Z44TOP_DNN(SCH_1); PAGE1_I2@N_ZTOP_LIBN, N_Z44ANDLAN_DNN(SCH_1); PAGE7





CR-29 ; @_ZTOP_LIB\, _ZTOPDN_\(SCH_1); PAGE1_IB@_ZTOP_LIB\, _Z44TOP_DN\(SCH_1); PAGE1_I2@_ZTOP_LIB\, _Z44ANDLAN_DN\(SCH_1); PAGE8




CR-30 : ex_ztop_l1b%, X_ztopdn_Ksch_1); page1_18ex_ztop_l1b%, N_z44top_dnKsch_1); page1_12ex_ztop_l1b%, N_z44and lan_dnKsch_1); page5_154ex_ztop_l1b%, N_m11_wan_dnKsch_1); Page1










CR-32 : ex_ztop_11b%, X_ztopdn_Ksch_1); page1_18ex_ztop_11b%, X_z44top_dnKsch_1); page1_12ex_ztop_11b%, X_z44and lan_dnKsch_1); page5_191ex_ztop_(1b%, X_m11_wan_dnKsch_1); Page1










CR-34 : el_ztop_libN, l_ztopdn_l(ach_1); page1_18el_ztop_libN, l_z44top_dnl(ach_1); page1_12el_ztop_libN, l_z44nd lan_dnl(ach_1); page5_11el_ztop_libN, l_mii_wan_dnl(ach_1); Page1










CR-35 : ex_ztop_11b%, X_ztopdn_Ksch_1); page1_18ex_ztop_11b%, N_z44top_dnKsch_1); page1_12ex_ztop_11b%, N_z44and lan_dnKsch_1); page6_134ex_ztop_(1b%, N_m11_wan_dnKsch_1); Page1











CR-38 : @_ztop_1ib\,_ztopdn_\(sch_1);pagel_18@_ztop_1ib\,_z44top_dn\(sch_1);page2_i1@_ztop_1ib\,_motprocrescard_dn\(sch_1);Page1

CR-39 : @_ztop_lib\,_ztopdn_\(sch_l):pagel_i8@_ztop_lib\,_z44top_dn\(sch_l):pagel_i1@_ztop_lib\, _motprocrescard_dn\(sch_l):Pagel




CR-40 : @_ztop_|ib\, _ztopdn_\(sch_1):page1_18@_ztop_|ib\, _z44top_dn\(sch_1):page2_11@_ztop_|ib\, _motprocrescard_dn\(sch_1):Page3




BLOCK NAME: _motprocrescard_dn. PARENT BLOCK: _z44top_dn\

CR-41 : @_ztop_||b\,_ztopdn_\(sch_1):page1_16@_ztop_|)b\,_z44top_dn\(sch_1):page2_)l@_ztop_|)b\,_motprocrescard_dn\(sch_1):Page4








CR-43 : @_ztop_11b\,_ztopdn_\(sch_1);page1_18@_ztop_11b\,_z44top_dn\(sch_1);page2_11@_ztop_11b\,_motprocrescard_dn\(sch_1);Page6

| | 8 | 7 | 6 | 5 | 4 | з | 2 | 1 | |
|---|------|--|---|-----------------------------|--|-----------------------------------|--|--|---|
| D | | MBUER | | | | | | | |
| с | | CND2 F CND3 CND4 CND4 CND4 CND4 CND4 CND4 CND4 CND4 | 11 2 11 11 10 4 10 12 10 5 9 12 11 12 12 111 14 12 112 16 12 | NT5 INT4 INT3 INT2 | 10K 10K 10K 10K 10K 10K 10K 10K | | INT4 38A7(+) 39C IN INT3 38A7(+) 39C IN INT2 38A7(+) 43C IN INT2 38A7(+) 43C IN INT2 38A7(+) 43C IN BISS_DUT 42C3(+) 21E IN BISS_DUT 42C3(+) 21E |) 3885() 40C3() 21C5^ 43A7(4481(7^ 7 | С |
| B | | 4 17 USERS 0 5 19 USER6 0 6 21 USER7 0 6 21 USER7 0 7 23 USER8 0 27 USER1 0 0 29 USER1 0 0 21 USER1 0 0 29 USER1 0 0 31 USER12 0 0 55 33 USER14 0 5CK 35 USER14 0 MISO 37 USER14 0 | 20 CS_X5 22 CS_X5 24 CS_X4 25 26 CS_X3 26 CS_X2 30 7 32 6 34 5 36 4 38 3 00 0 | | | A_DUT< 4287 2185×XA<1 D_DUT | IDD_NU OUT 4446 IN TOL_NU 4460 216 IN THS_NU 4460 216 IN THS_NU 4460 216 CS_X4 OUT 4260 216 CS_X5 OUT 4280 200 CS_X2 OUT 4280 200 | 7^ <> 2186^ > 2186^ 6^ | в |
| A | RESE | 43 3.302 F T_B 45 USER17 47 501 | AD2 40 42 10 42 42 0 44 0 45 ALE 50 ALE_DUT ALE_DUT | | | | | | A |
| | 8 | 7 | 6 | s | 4 | ENGINEED. | Z11/41/44DKØ1AØ EVE SCULLY 2 | DATE: 09/15/200 PAGE:5/7(BLOCK) 43/71(TOTAL) 1 | |


BLOCK NAME: _motprocrescard_dn. PARENT BLOCK: _z44top_dn\





BLOCK NAME: _motprocrescard_dn, PARENT BLOCK: _z44top_dn\

CR-45 : @_ZTOP_LIB\._ZTOPDN_\(SCH_1); PAGE1_III@_ZTOP_LIB\._WAN4Z44_DN\(SCH_1); PAGE1_II@_ZTOP_LIB\._UADTE1WAN_DN\(SCH_1); PAGE1



PRINTED Fri Mar 04 12:19:00 2005


CR-47 : @_ZTOP_LIB\, _ZTOP_DN_\<SCH_1):PAGE1_III@_ZTOP_LIB\, _WAN4Z44_DN\(SCH_1):PAGE1_II@_ZTOP_LIB\, _OUADTE1WAN_DN\(SCH_1):PAGE2

| $C = \frac{PORT1_RRING = PIN}{R1} KI = \frac{PIN}{R1} KI = \frac{PIN}{R1}$ | |
|--|--------|
| C DS21458_U Asce, REINGI LI RRING PORT TRINGA R4 TRINGI 4908(Asce, RTIPI KI RTIP TTIPA R3 TIPI 4908(Asce, RTIPI KI RTIPA R3 TIPI 4908(Asce, RTIPI KI R1 KI R1 TIPI 4908(Asce, RTIPI KI R1 KI R1 KI R1 TIPI 4908(Asce, RTIPI KI R1 K | - |
| c Ascar REING1 L1 RRING PORT TRING1 4908(4985 (REING2 F16 RRING PORT TRING1 4908(TTIN 1908(| |
| C SBB70 OUT RCLK1 KB RCLK RCLK RCLK0 TCLK L TIPB T T T T T T T T T T T T T | |
| P2 RLINK TLINK K7 J2 RNEGO TNEGO T1 TNEGI M5 J5 RPOSO TPOSO R2 | |
| | |
| rposi L4 rposi F13 sacc saar() GUT RSER TSER M6 TSER1_(IN) 5382() K2 RSIG TSIG L7 G15 RSIG TSIG | - |
| B CHBLK CHBL | 1 |
| M3 PMSYNC TSSYNC M4 TSSYNC1 S307 S307 RSYSCLK1J3 RSYSCLK TSYSCLK TSYSCLK TSYSCLK TSYSCLK1 L3 RSIGF BPCLK J5 BPCLK1 BPCLK1 BPCLK1 K4 RFSYNC FSYNC FSYNC FSYNC | |
| SIRE () RLOS1 KS RLOS/LOTC | |
| A | |
| | |
| ENGINEER: DEFUS CONTACT PAGE:2/10 | |
| B 7 6 5 4 3 2 1 | TOTAL> |


CR-48 : @_ZTOP_LIB\, _ZTOPDL_(SCH_1); PAGE1_III@_ZTOP_LIB\, _WAN4Z44_DN\(SCH_1); PAGE1_II@_ZTOP_LIB\, _QUADTE1WAN_DN\(SCH_1); PAGE3

| | в | 7 | Б | 5 | 4 | з | 2 | 1 | |
|---|---|---|--|--|--------|---|--|--|-----|
| ٦ | | <u>-3_RRING = PI</u> | <u>v</u> A6 | | Po | ORT4_RRING = PI | _ | | |
| c | 5008 (RR II 5908 (RT II 5387 () <u>गा</u> RCL | NG3 A5 RRING P(P3 A7 RTIP | 458_U DRT TRINGA D1 TR TRINGB D2 TTIPA C1 TT TTIPB C2 TCLK F6 TC TCLK0 B2 TCLKI F7 TLINK G7 TNEGO A1 TNEGI E5 | | 5045< | DS21 | .458_U ORT TRINGA N15 TRINGB N16 TTIPA P15 TTIPB P16 TCLK L9 TCLK0 R16 TCLK1 L11 TLINK L12 | IRING4 5085< ITIP4 50c5< | с |
| в | 53C2< 53A7() <u>(UT)</u> RSE 53B7() <u>[IN] RG</u> 53D4() RSYI 53D7(RSY) | B7 _ RSIG C7 _ RCHBLK <u>APCLK3D7</u> _ RCHCLK B6 _ RLCLK <u>NC3 B5</u> _ RSYNC E6 _ RMSYNC <u>SCLK3 B8</u> _ RSYSCLK | TPOSO B1 TPOSI D5 TSER G6 TS TSIG F5 TCHBLK C5 TCHCLK B4 TGAP TLCLK C4 TSYNC B3 TSYN TSSYNC A3 TSS TSYSCLK D8 TSY | <u>SER3 (IN</u> 5382() <u>SCLK3TO</u> 5982() S3D4() SYNC3 53D4() (SCLK3 _{53C7(} | 5304<> | R10_RSIG R11_RCHBLK <u>RGAPCLK4 M9</u> RCHCLK R12_RLCLK R <u>SYNC4 N12</u> RSYNC M10_RMSYNC <u>RSYSCLK4R9</u> RSYSCLK | TSIG K11 TCHBLK R13 TCHCLK P13 TG TLCLK T14 TSYNC R14 TS' TSSYNC M11 T TSYSCLK L8 T | <u>TSER4 (IN</u> 5382() APCLK4 (IO) 5382() YNC4 5304() SSYNC4 5304() SYSCLK4 5307(| В |
| A | 51660 <u>RLO</u> | E7_RSIGF C5_RFSYNC <u>53_D5</u> RL05/LOTC | BPCLK _£8 | | 5186() | ENGINEER: | BPCLK N9 | DATE: 09/15/20 PAGE:3/10(BLOC | СКЭ |
| | 8 | 7 | 6 | 5 | 4 | 3 | TEVE SCULLY | 48/71 (TOTAL 1 | |

CR-49 : @_ZTOP_LIB\, _ZTOPDN_\(SCH_1);PAGE1_III@_ZTOP_LIB\, _WAN4Z44_DN\(SCH_1);PAGE1_II@_ZTOP_LIB\, _QUADTE1WAN_DN\(SCH_1);PAGE4




CR-50 : @_ZTOP_LIB\, _ZTOPDN_\(SCH_1); PAGE1_III@_ZTOP_LIB\, _WAN4Z44_DN\(SCH_1); PAGE1_II@_ZTOP_LIB\, _OUADTE1WAN_DN\(SCH_1); PAGE5




CR-51 : @_ZTOPLLIB\, _ZTOPDN_\(SCH_1): PAGE1_III@_ZTOP_LIB\, _WAN4Z44_DN\(SCH_1): PAGE1_II@_ZTOP_LIB\, _QUADTE1WAN_DN\(SCH_1): PAGE5

| | 8 | 7 | Б | 5 | 4 | З | 2 | 1 |
|---|-----------|---|--|---------------------------|---|---|--------------------------------|---|
| | ALL UNMAF | RKED BIAS RESISTORS AR 4507(<u>LIUC</u> | 2, 0K | | - | | | |
| с | | | 20 1 88202 2.0K 22 1 88192 2.0K 2.0K 2.0K 1 88228 1 8828 2.0K MOT | | | | | c |
| в | | 45824 <u>MUX</u> | 1 RB302 NOTMUX | | | | | В |
| A | | | DS32 2232 2 1 RLOS2 4 DS33 2252 2 1 RLOS3 4 DS34 | 17R6> 17R4> 18R8> | | | Z11/41/44DKØ1AØ TEVE SCULLY | DATE: 09/16/2004 PAGE:5/10(BLOCK) 51/71(TOTAL) |
| | 8 | 7 | 6 | 5 Jan_dn. PARENT BLOCK | 4 | 3 | 2 | 51/71(TOTAL) 1 |

CR-52 : @_ZTOP_LIB\. _ZTOPDN_\(SCH_1); PAGE1_I11@_ZTOP_LIB\. _WAN4Z44_DN\(SCH_1); PAGE1_I1@_ZTOP_LIB\. _QUADTE1WAN_DN\(SCH_1); PAGE7



CR-53 : @_ZTOP_LIB\._ZTOPDN_\(SCH_1); PAGE1_I11@_ZTOP_LIB\._WAN4Z44_DN\(SCH_1); PAGE1_I1@_ZTOP_LIB\._QUADTE1WAN_DN\(SCH_1); PAGE8




PARENT BLOCK: _wan4z44_dn\ BLOCK NAME: _quadte1wan_dn,


CR-54 : @_ZTOP_LIB\, _ZTOPDN_\(SCH_1); PAGE1_III@_ZTOP_LIB\, _WAM4Z44_DN\(SCH_1); PAGE1_II@_ZTOP_LIB\, _QUADTEIWAN_DN\(SCH_1); PAGE9

| | 8 | 7 | 6 | 5 | 4 | З | 2 | 1 |
|---|---|---|--|--|--|--|--|--|
| ٦ | | | ኤ ለ | τ Σ Ω Θ Β Σ Ξ Σ Σ τ Θ Θ Θ Β Σ Θ Σ Σ Σ | 2 Ξ Δ Ζ Η Ο Γ Α Α Α Π Ο Γ Ο Γ Ο Γ Α Α | | | |
| | | | CCK1 CCK1 CCK1 | S-UREF 103_S 103_S 103_S 106_S 106_S 106_S 106_S 100_S | | | | |
| с | 55A7 55A5 46C2< | ADDR<90> 55060724115YNC 46870755607 24185YNC 46870755607 24185YNC 468707556207 26070755757 260707575757 260707575757 260707575757 260707575757 260707575757 260707575757 260707575757 2607075757 2707075757 270707575757 2707075757 2707075757 2707075757 270707575757 270707575757 270707575757 270707575757 270707575757 270707575757 270707575757 270707575757 270707575757 27070757575757 270707575757 270707575757 270707575757 27070757575757575757 2707075757575757575757575757575757575757 | NB GCKØ N9 I01_4 R9 I02_4 P9 I03_4\UREF X4 K5 I04_4 I05_4 I05_4 I06_4 I05_1 I06_4 I05_4 I07_4 I11 I06_4 I07_4 I08_4 | BANK 5 | IC | 01_5\TRDY _J2 I02_6 H1 7 I03_6 J1 46B1() 5504 5502 I03_6 L1 46B1() 5 I05_5 L1 4 I05_6 L2 3 I07_6 K4 2 I08_6 L3 1 I09_6 L4 0 I0_5\VREF _N1 | JAT<7Ø> | c |
| в | 55C6() _ Z44_TDEN 55C8() _ Z44_RDEN 55C8() _ Z44_RDEN 55C8() _ Z44_RCLK 55D8() _ Z44_TSER 55C8() _ Z44_RDEN 55C8() _ Z44_RDEN 55C8() _ Z44_RDEN 55C8() _ Z44_RCLK 55C8() _ Z44_RCLK 55C8() _ Z44_TSER | ac ac tsu tsu ac tsu tsu <thtsu< th=""> <thtsu< th=""></thtsu<></thtsu<> | R13 I010_4 D R13 I010_4 D P13 I011_4 X T9 I012_4 L M10 I013_4 R10 I014_4 P10 I015_4 R12 I016_4 P11 I017_4 T13 I018_4 N12 I019_4 N12 I019_4 N12 I019_4 N12 I012_4 | XC2S50_1 | BGA ¥ Z G | IO11_6 T11 YTP29 OBS_F IO12_6 R1 YTP17 Z4 IO13_6 T7 YTP17 Z4 IO13_6 T7 YTP17 Z4 IO13_6 T7 YTP17 OBS_F IO14_6 IS YTP15 OBS_F IO15_6 T8 YTP28 OBS_F IO17_6 K1 T T IO18_6 P5 YTP26 OBS_F IO19_6 M2 YTP14 Z4 IO28_6 P1 YTP24 OBS_F IO21_6 M1 'YTP14 Z4 | 4_TSER(3) CC(K)(3) CC(K)(3) CC(K)(3) CC(K)(3) CC(K)(3) CC(K)(3) CC(K)(3) CC(K)(3) CC(K)(3) CC(K)(4) CC(K) | 5501() 5584() 5564() 5561() 5584() 5584() 5581() |
| | 5506() <u></u> | (2) REVELS | T14 I022_4 | 5446 (3)25/h1_T1E/N_RT1201 105_7 5446 (3)25/h1_T1E/N_RT1201 105_7 5446 (3)25/h1_T1E/N_RT1301 105_7 5446 (3)25/h1_T1E/N_RT1301 105_7 5446 (3)25/h1_T1E/N_RT1472 107_7 63 1012_7 63 1012_7 61 1012_7/RDV 90 61 10000000000000000000000000000000000 | 1014-7 1015-7 1015-7 1016-7 1018-7 1018-7 1028-7 1028-7 1022-7 1022-7 | ENGINEER: | <u>TÔ¢∰(33)</u> 30 211/41/44DKØ1AØ | 5581() PATE: 09/16/2004 |
| | | | D ARE DISABLED USING JUMP | ERS ON T3 BRD | 1 | I | TEVE SCULLY | PAGE:9/10(BLOCK) 54/71(TOTAL) |
| | 8 | 7 | Б BLOCK NAME: _quadte1w | | 4 : _wan4z44_dn\ | З | 2 | 1 |


CR-55 : @_ZTOP_LIB\, _ZTOPDN_\(SCH_1):PAGE1_I11@_ZTOP_LIB\, _WAN4Z44_DN\(SCH_1):PAGE1_I1@_ZTOP_LIB\, _QUADTE1WAN_DN\(SCH_1):PAGE10




CR-56 : @_ZTOP_LIB\,_ZTOPDN_\<SCH_1>: PAGE1_I11@_ZTOP_LIB\, _WAN4Z44_DN\(SCH_1>: PAGE1_I2@_ZTOP_LIB\, _QUADTE3WAN_DN\(SCH_1>: PAGE1




CR-57 : @N_ZTOP_LIBN, N_ZTOPDN_N(SCH_1); PAGE1_I11@N_ZTOP_LIBN, N_WAN4Z44_DNN(SCH_1); PAGE1_I2@N_ZTOP_LIBN, N_QUADTE3WAN_DNN(SCH_1); PAGE2




CR-58 ; @_ZTOP_LIB\,_ZTOPD_\(SCH_1);PAGE1_I11@_ZTOP_LIB\,_WAN4Z44_DN\(SCH_1);PAGE1_I2@_ZTOP_LIB\,_QUADTE3WAN_DN\(SCH_1);PAGE3



CR-59 : @_ZTOP_LIB\, _ZTOPDN_\(SCH_1); PAGE1_I11@_ZTOP_LIB\, _WAN4Z44_DN\(SCH_1); PAGE1_I2@_ZTOP_LIB\, _QUADTE3WAN_DN\(SCH_1); PAGE4




CR-50 : @_ZTOP_LIB\._ZTOP_LIB\._ZTOP_LIB\._QUADTE3WAN_DN\(SCH_1); PAGE1_I11@_ZTOP_LIB\._QUADTE3WAN_DN\(SCH_1); PAGE5



BLOCK NAME: _quadte3wan_dn. PARENT BLOCK: _wan4z44_dn\


CR-61 ; @_ZTOP_LIB\,_ZTOPDN_\(SCH_1);PAGE1_I11@_ZTOP_LIB\,_WAN4Z44_DN\(SCH_1);PAGE1_I2@_ZTOP_LIB\,_QUADTE3WAN_DN\(SCH_1);PAGE6



BLOCK NAME; _quadte3wan_dn, PARENT BLOCK: _wan4z44_dn\

.__..

CR-62 : @N_ZTOP_LIBN. N_ZTOPDN_N(SCH_1); PAGE1_III@N_ZTOP_LIBN. N_WAN4Z44_DNN(SCH_1); PAGE1_I2@N_ZTOP_LIBN. N_QUADTE3WAN_DNN(SCH_1); PAGE7



CR-63 : @N_ZTOP_LIBN.N_ZTOPDN_N(SCH_1);PAGE1_III@N_ZTOP_LIBN.N_WAN4Z44_DNN(SCH_1);PAGE1_I2@N_ZTOP_LIBN.N_QUADTE3WAN_DNN(SCH_1);PAGE8

